ABSTRACT Characteristics of heterostructure tunneling FETs (HTFETs) at microwave and mm-wave frequencies are reviewed, and their simulated performance in a variety of prototype circuits is presented. The results illustrate that HTFETs provide substantial benefits in low power, high frequency circuits, related to their high nonlinearity at low voltages (critical to rectifiers and mixers), as well as to their high transconductance and gain at low current and low power levels. Parasitic capacitance and noise models of HTFETs are summarized. mm-wave low noise amplifiers, oscillators, and mixers with simulated operation at power levels below 1 mW are described. High responsivity passive mm-wave detectors which could provide noise-equivalent temperature differences below 1 • C are presented.
I. INTRODUCTION
STEEP transistors are receiving increasing attention because of their potential for enabling lower power supply voltages in digital circuits, thereby decreasing the power dissipation while maintaining high speed performance [1] - [3] . These devices also provide major advantages for analog, microwave and mm-wave circuits at low power. In comparison with more conventional Si-based MOSFETs and III-V FETs, they are projected to exhibit higher values of transconductance, f t , and output resistance at low power levels. They also have a greater degree of nonlinearity at low voltage and current levels such that they can operate as more ideal rectifiers and mixers under low drive conditions. This paper summarizes benefits of the STEEP transistors in microwave and mm-wave applications, and illustrates representative circuits that can benefit significantly from their use. The structure and models for the STEEP transistors, particularly heterostructure tunneling FETs (HTFETs) are first reviewed with emphasis on parasitic reactances and noise, which are important for the simulation of high frequency, low power circuits (although they may not be critical in digital applications). Subsequently the simulated characteristics of representative microwave and mm-wave circuits are presented. A number of the circuits specifically exploit the high nonlinearity of the STEEP transistors (rectifiers, detectors, mixers and frequency multipliers), while others benefit principally from the transistor operation at very low current and voltage levels (low noise amplifiers, oscillators and modulators). The emphasis in this paper is on performance comparisons using relatively well-established circuit design approaches, rather than exploring different circuit topologies that can optimally exploit the characteristics of the STEEP transistors. Since major advantages of the STEEP devices are obtained at very low power levels, comparison is often made with results obtained with CMOS designs in the subthreshold bias regime. The paper also emphasizes applications at relatively high frequency (>1GHz); design considerations and applications for lower frequency analog circuits have been previously reported [4] - [7] .
II. STRUCTURE AND MODELS
While a variety of STEEP transistor structures are currently being researched [1] , [8] , [9] , HTFETs are among the best characterized for circuit design. The focus of 
FIGURE 2. Vertical HTFET geometry and contact metal configuration (above: cross-sectional view; below: top view).
this paper is exclusively on these devices, although many considerations should apply to other STEEP device structures also. The prototypical device is an n-channel FET consisting of a p-doped source region, a lightly doped or undoped channel region, and an n-doped drain region, with gate electrodes and dielectrics as shown in Fig. 1 (double gate device). The physical arrangement of the structure is assumed to have the form of vertical FET, pictured in Fig. 2 . These devices have not yet been demonstrated experimentally, but numerous publications cover their simulated characteristics [1] - [6] . Specific device models used in this paper correspond to source regions composed of GaSb, channels of InAs, and drain regions of InAs or InGaAs. Quantum confinement effects increase the effective bandgaps of the materials, leading to a staggered band lineup. Structural characteristics of the modeled devices are summarized in Table 1 . The I d − V gs − V ds characteristics of the devices considered have been reported and are available as Verilog-a files [4] , [10] , [11] , and as a semi-empirical model for circuit simulation [12] . The subthreshold slope is in the range 20-30mV/decade over 3 decades of drain current. Currents (and capacitances discussed below) are normalized to the overall gate width (2W f for each finger in Fig. 2 ). For comparison, Fig. 3(a) shows also characteristics simulated for a 20nm gate length Si finFET with equivalent EOT and threshold voltage of 0.28V (for further details, see [4] ). The figure illustrates the significant difference in subthreshold swing, and the somewhat lower maximum current per unit gate width at high gate and drain voltage obtained for the HTFET.
To date, less research has been reported on the development of p-channel devices than for their n-channel counterparts. Many of the circuits are thus simulated with resistive loads. In several cases discussed below, however, p-channel devices are also assumed, and their characteristics are taken to be "mirror images" of the n-channel simulations. The TCAD-based device simulations for the most part correspond to intrinsic devices, in which the electrode and contacting structures for transistors are abbreviated, and no interconnects are considered. In actual integrated circuit implementations, however, there are added parasitics that can affect performance. We consider in the following the device capacitances including parasitics. Noise models are subsequently discussed.
A. CAPACITANCES
Device capacitances are taken into account here with additive contributions at 3 levels: 1) intrinsic device capacitance; 2) capacitances from the extrinsic device regions and contact metal structures; and 3) capacitances from interconnects. Intrinsic capacitances have been previously described for HTFETs of the structure considered here, based on TCAD simulations [13] , [14] . Simulated C gs and C gd are shown vs V gs in Fig. 4 for V ds = 0 V and 0.3V. As has been noted [13] , C gs is remarkably low; it is essentially fringe capacitance rather than the full gate oxide capacitance. C gd is on the other hand remarkably high, and strongly dependent on the gate-drain voltage. If the gate voltage is larger than the drain voltage, C gd begins to approach the full gate capacitance, which decreases f t and creates a large Miller capacitance under these conditions. For circuit simulations, an approximate numerical fit to the intrinsic capacitances has been developed in a parametrized empirical expression for gate charge Q gg vs V gs and V ds , as shown in Fig. 5 . Using a model of Q gg (rather than C gs and C dg ) has the benefit of charge conservation under timevarying voltages. The approximate Q gg expression used in this work is:
Here C ov , C fringe and C on are overlap, fringe and normalized oxide capacitances, respectively, and V xa and V xb are fitting parameters determined from the TCAD simulations.
In order to account for capacitances from the physical structure of the FET and its associated extrinsic regions and contacts, a multifinger vertical FET geometry is assumed. Capacitances between different regions have been calculated using analytic expressions for fringe capacitances, in the manner described by [15] . Layout dependent capacitances as well as resistances can be traded off by choice of dimensions. A critical concern for many microwave and mm-wave applications is the extrinsic gate resistance, R g , which is determined for each finger by the finger length, as well as by the width T g of the gate metallization. There is a clear tradeoff between R g and extrinsic C gs . Values of T g are typically chosen here to be 50nm, and finger lengths are chosen to be in the range 100nm-1000nm. Source resistance in the chosen geometry is also directly affected by the number of fingers between source contacts and the layer thickness chosen. Here source resistance of 0.11 ohm mm and drain resistance of 0.055 ohm mm are included. For many microwave and mm-wave applications, input and output signals are routed using transmission lines at the top layers of the metallization stack. A succession of vias and interconnect metals are needed to go from the HTFETs located at the wafer surfaces to the signal levels. In this work we use estimates of the associated parasitics which have been obtained from detailed extraction of the layout interconnects from CMOS FETs at the 32nm and 45nm nodes. Representative values are illustrated in Fig. 6(b 
Here V j describes the tunnel junction "voltage drop", given by the difference in carrier quasi-fermi levels across the junction. On this basis, the net shot noise can be described by
This expression reduces to S i = 4qI f at zero bias, for which |I f | = |I r |, and to S i = 2qI f for V j >>KT/q, since then |I r |∼0. It is noteworthy that the noise expression near zero bias reduces to the well-known expression for Johnson noise associated with the tunnel junction conductance zero bias G j ,
In the white noise regime, there are also contributions to S id from the channel noise. Following well-established diffusion noise modeling for FETs, there is a noise source dS id associated with each incremental interval dx within the channel, given by dS id = 4KTμWQ(x)/dx, where W is the gate width, m is the mobility and Q(x) is the channel charge per unit area. The overall white noise is determined by including the distributed noise sources in the channel with the tunnel junction noise source using the impedance field method. In this work a one-dimensional approximation to the impedance field, determined on the basis of TCAD simulations, has been used [17] . The overall result for drain current white noise S id is shown in Fig. 8 as a function of drain current, for a TFET with V ds = 0.5V. For comparison is shown the noise that would be inferred from a conventional FET expression S id = 4KT g m , which is lower than the computed HTFET noise at large I d levels, and slightly higher at low I d . Also shown is a comparison of S id calculated with the expression 2qI d (with which it agrees very well).
Additional white noise is provided from gate resistance Johnson noise, which is incorporated independently within circuit simulators. No contributions were considered from channel-induced gate noise, since preliminary estimates indicate this is small.
Low frequency noise has also been computed, based on contributions from the trapping and detrapping of carriers from states at the semiconductor-dielectric interface (described by an interface state density D it ) and at traps within the oxide bulk (described by a bulk oxide trap density N bt ). Mobility fluctuation contributions are expected to be significantly smaller, and are neglected. The impact of D it is predominantly seen as "generation-recombination" noise with a Lorentzian distribution for a specific trap energy. The N bt effect shows up as a 1/f distribution. Based on reported assessments of dielectrics on III-V semiconductors, the N bt contributions are expected to predominate. N bt values are found to be in the vicinity of 10 19 cm −3 eV −1 in related structures (see [18] , [19] ), although the development of III-V/oxide dielectric technology is still immature. The oxide bulk traps contribute to current noise in the channel. They also cause fluctuations in the electrostatic potential associated with the tunnel junction, and induce a corresponding noise current. The tunnel junction noise contributions have been simulated to dominate the overall current noise. Fig. 8(b) illustrates the calculated noise for V ds = 0.05V and 0.5V for varying V gs (and thus varying I d ). For comparison is shown reported measurements of S id MOSFET 1/f noise vs drain current density for various high K dielectrics [20] (extrapolated to gate lengths of L g = 40nm using the relation S i ∼ L −1 g ). For the Si MOSFETs, levels of 1/f noise were particularly high for the reported HfO 2 dielectrics (with modeled N bt = 10 20 cm −3 eV −1 ), while they were lower for HfSiON dielectric, with N bt = 5x10 18 cm −3 eV −1 ). It can be anticipated that the noise in HTFETs will be correspondingly reduced as dielectric interfaces with lower N bt are developed.
III. TFET BENEFITS FOR HIGH FREQUENCY ANALOG CIRCUITS
In many circuits, STEEP transistors allow performance equivalent to that of other technologies, at lower power dissipation (since they can be operated with lower drain current biases and lower power supply voltages 
The ratio g m /I d increases from the value above threshold and approaches q/aKT. Here a is typically the ratio For the given g m value, a reduction of order x4 to x6 in power dissipation is thus obtained with HTFETs over conventional Si MOSFETs.
When MOSFETs are operated in the subthreshold region in order to minimize the required drain current, f t is typically reduced due to the need for large W g , and correspondingly large C gs , C gd and C ds . This rolloff of f t as I d is decreased is well-known for bipolar transistors (which the MOSFETs resemble in the subthreshold regime). It is noteworthy that the HTFETs maintain high f t at low bias currents, as a result of their high g m and relatively low C gs and C gd . Fig. 11 
Under high bias conditions, f t of the HTFETs exceeds 250GHz at I d /W g = 0.2mA/um and V ds >0.3V (limited in the simulations provided in this work by the estimated interconnect capacitances). Under these bias conditions, f max (determined by extrapolations of Mason's gain) corresponds to 320 GHz.
For numerous analog applications, the value of dc output conductance (g o = 1/R ds ) for device characteristics in "saturation" is an important parameter, determining dc voltage gain. HTFETs benefit from lower values of g o than their conventional MOSFET counterparts. This feature derives from the relatively complete shielding of the potential at the source-channel tunnel junction from the potentials applied at [21] for the two devices is shown in Fig. 12(b) , showing a considerable advantage for the HTFETs. V ds = 0.3V is used in both cases. Results for the Si finFET correspond to modeled values for a currently available 14nm finFET SOI technology. F t simulations for this technology were done VOLUME 3, NO. 3, MAY 2015 127
using "extracted" parasitic capacitances associated with interconnects to translate the device ports to upper levels of the metal stack. At microwave and mm-wave frequencies, there is another contribution to output conductance that can limit the voltage gain: G dseff = 2π f t C gd , associated with the feedback capacitance C gd . It is noteworthy, however, that this feedback effect on output conductance depends on the network applied to the gate, and the effect can be minimized if the network source impedance is small relative to 1/ωC gs .
Another benefit from STEEP devices is their high degree of nonlinearity; their drain current can be switched on and off with voltage swings lower than for any other semiconductor device. This characteristic is significant for applications such power detectors. A key figure of merit for many applications (those relying on quadratic nonlinearity) is the curvature of the I-V characteristics, given by γ = d 2 I/dV 2 /dI/dV for a 2-terminal device. For devices for which I d = I o exp (qV/aKT), γ is given by q/aKT, with a value of γ = 40 V −1 at room temperature for the case a = 1. TFETs have nonlinearity both in I d vs V ds and I d vs V gs , which leads to high values of rectification and mixing at low power levels. For an FET one can define two curvatures: 
IV. CIRCUIT APPLICATIONS
In the following, the performance simulated for HTFETs in representative microwave and mm-wave applications is described, beginning with circuits which rely heavily on the nonlinearity of HTFETs at low power, followed by circuits which benefit particularly from low current and low voltage operation.
A. AC RECTIFIER CIRCUIT
For low power systems, such as distributed sensors, biomedical electronics, Internet-of-Things, and RFIDs, an important system component is a rectifier that can perform energy-harvesting, accepting RF signals from an antenna and converting them efficiently to DC power [22] - [24] . A common building-block circuit is a cross-connected FET bridge, as shown in Fig. 13 , in which current from an AC source (for example, an antenna) is directed to the load from one or the other input terminal according to its phase, under control of the applied voltage. When the bridge is configured with HTFETs, there are several important benefits that lead to higher efficiency operation with low input voltage levels: 1) the threshold voltages for switching of the FETs are inherently lower, as needed to respond to low input voltages without external biasing; 2) the switches respond with lower input voltage swings; and 3) the inherent I d vs V ds characteristics of the HTFETs exhibit rectification (current is blocked for V ds < 0, up to V ds < −0.5V, after which the source channel p-n junction turns on). This last feature eliminates leakage currents that can occur in conventional Si CMOS rectifiers as the output voltage builds up [23] . Simulations show that one can obtain good output dc characteristics to harvest RF signals with 5-10x lower power [24] . DC power. While the circuits shown require p-channel along with n-channel TFETs, it is also possible to configure diode bridges using diode-connected n-channel devices in place of p-FETs, as shown in Fig. 15 .
B. mm-WAVE AND SUB-mm-WAVE DETECTORS
Detectors at very high frequencies are critical components for passive imagers used in scanners for security applications, for operation in fog and rain environments, and for general temperature sensing [25] , [26] . Typically radiation at 100GHz and above is collected and rectified to produce a dc voltage for each pixel. TFETs are well suited to these rectifiers because of their strong nonlinearity at low input voltage swings, coupled with their high frequency response. The FET structure also allows simple input and output coupling. A diode-connected HTFET can be used, as shown in Fig. 16 . A dc gate voltage can be applied, in order to optimize the responsivity. The diode operates at essentially zero drain voltage and current (up to very high input power levels), so that output low frequency noise produced by the FET itself is minimal. With diode-connected FETs, the moderately high value of C dg does not matter; it appears in parallel with an intentionally placed capacitor. Simulations indicate that the responsivity of the TFETs is very high, better than that for Si finFETs as a result of higher values of γ d and γ s as detailed above [27] . If we approximate the nonlinear current I d for the FET, in analogy to equation (4), as
then for a diode-connected FET with dc gate voltage to provide an offset, V g = V offset + v, V ds = v, we obtain an effective curvature γ eff = dI 2 /dv 2 /dI/dv = 2γ g − γ d providing a result more than x4 higher for HTFETs than for conventional MOSFETs. projected sensitivity should enable a system advance. It is important for imagers to detect temperature changes of 1 degree C or better. Currently this is achieved with the use of low noise amplifiers after the antenna, in order to amplify signals before reaching the detector diodes. The LNA bandwidth is typically 35 GHz around a center frequency of 100GHz. The projected high frequency performance of the TFET detectors is shown in Fig. 18 , for different values of source impedance (without matching).
With the higher responsivity of TFETs, systems should be possible without LNAs, and the bandwidth of the TFETs should enable 100-200GHz signals to be collected, while maintaining a noise equivalent temperature difference of 0.6 degrees C (with 30ms integration time). This, in turn, should allow integration of large numbers of pixels on a single chip; detectors, amplifiers and antennas with bandwidths of 200GHz and output impedances of order 300 ohms can all be directly fabricated on Si.
FIGURE 21. Circuit schematic of active mixer implemented with HTFETs (following [28]).

C. MIXERS
Most mixers operate on the basis of second order nonlinearity, and thus HTFETs are expected to provide mixing with low levels of input voltage by virtue of their high nonlinearity. Fig. 19 shows a simple passive downconversion mixer, in which power is provided by the RF input signal and from the local oscillator (LO) exclusively. Circuit simulation indicates that with TFETs, mixing can be carried out with exceptionally low LO power levels. With a 50 ohm LO source, LO power of only −15dBm is found to be needed for operation in the mm-wave regime (35 GHz in this example). A cost for the exceptionally low input power required is relatively high conversion loss of 10.5dB for the circuit. The "linearity" of the mixer as evaluated with a two-tone input signal corresponds to a 3 rd order input intercept power is −3dBm, as shown in the computed outputs shown in Fig. 20 (IF frequency : 20MHz, tone separation : 3 MHz). For higher LO power of −10 dBm, the corresponding conversion loss is 7.8dB, and IIP3 is −2 dBm. These results can be obtained over a broad frequency range since no impedance matching is employed at RF and LO ports. For narrow-band applications, a further reduction in LO power is possible by impedance matching, since the mixing responds directly to LO voltage swing rather than LO power, and the input impedance of the mixer at the LO port is high. In order to decrease conversion loss, active mixers are often employed. A representative active mixer with low dc power consumption is shown in Fig. 21 (described in [28] for implementation in CMOS). Here the LO is delivered at the sources of a differential pair of switching FETs, RF signal is provided at the gates, and the output is derived from the second order nonlinearity of the transistors. For this mixer implemented with HTFETs at 35 GHz, a conversion gain of 9 dB is simulated, with an input DC power consumption of 0.33mW (power supply voltage of 0.5V), LO power of −6dBm and IIP3 of −9.4 dBm. The simulated noise figure corresponds to 11.8 dB (50MHz IF). Conversion gain, IIP3 and noise figure are similar to those reported for CMOS [28] , except the frequency of operation is 35 GHz, rather than 2.4 GHz demonstrating higher frequency response for HTFETs at low power levels. 
D. FREQUENCY DOUBLER
The high nonlinearity of output current vs input voltage and high frequency response can be exploited in frequency multipliers. HTFETs can provide performance benefits where the input power is particularly low. At very high mm-wave frequencies, for example, it is costly to provide large input powers. Simulated circuits indicate the HTFETs have an advantage of greater efficiency and output power. A representative push-push doubler circuit is shown in Fig. 22 . Differential inputs are provided to the gates through a balun. The output currents of the transistors are directly summed, so that the fundamental components cancel and the second harmonic currents add. Quarter wave transmission line stubs are provided at the gate inputs, so that the second harmonic output voltage feedback effect is minimized. Simulated output characteristics indicate that 6dBm output power at 200 GHz should be possible for 100 GHz inputs at 6dBm (although details of the device and interconnects are critical in order to have a complete assessment of the performance). Comparable doublers in CMOS are simulated to require more input rf power. It is noteworthy that doubler circuits of this type can operate above f max , since power gain is not required.
E. LOW NOISE AMPLIFIER
LNA circuits benefit from the high g m at low drain current available from TFETs to allow operation with low dc power consumption. To obtain low noise figure, the output drain current noise S id translated to the FET input as a noise voltage source S vin = S id /g 2 m must provide a contribution that is small relative to the contribution of the source impedance (50 ohms, or a suitably transformed value depending on the matching) [29] . High g m /I d is thus a crucial parameter. A representative design is shown in Fig. 23(a) , based on the widely used common source (CS) FET with inductive degeneration. High output resistance for the CS HTFET implies that a cascode arrangement is not necessary (as often included for Si MOSFETs). In the design used here, stability is enhanced by resistive feedback from drain to gate (together with a dc blocking capacitor), not shown in Fig. 23(a) . A two-stage LNA at 35 GHz was simulated to provide NF of 2.1 dB achieved with associated gain of 10dB (5 dB per stage), at a power dissipation of 0.6mW (0.3mW per stage) with input and output matched to 50 ohms. The input IIP3 is simulated to be −4 dBm. It is of interest to compare this simulated performance with what was achieved with InAs/AlGaSb heterostructure FETs optimized for low noise operation [30] . For the same frequency, noise figure and associated gain per stage, the reported power dissipation was 1.2 mW per stage, x4 higher than the projection for the HTFETs.
The noise contributions of the TFET are summarized in Fig. 23(b) . Source and gate resistance are major contributors, which could be reduced by variations in the HTFET layout (with corresponding tradeoff in capacitances and f t ).
F. OSCILLATOR
A cross-coupled FET pair oscillator is considered, as shown in Fig. 24 . The devices provide negative resistance to the tank circuit, which must be sufficient to overcome the losses in the resonator both from the limited component Q and the external loading. With TFETs, operation can be carried out at particularly low power levels because of the favorable g m vs power dissipation curves of the technology. Simulations indicate that oscillators can work at power levels below 0.14mW at 35 GHz (using V dd = 0.35V, I dq = 0.2mA for each of the FETs). In the simulation, resonator Q was assumed to be 15, as estimated for MIM capacitors and inductor based on transmission line segments. One unavoidable consequence of oscillator operation at low power is increased phase noise, however. According to the Leeson formula [31] ,
Here P sig is the oscillator signal power in the resonator, ω o is the carrier frequency, ω the frequency offset, F the (white) noise figure and δω 1/f is a parameter describing 1/f noise of the FETs. The phase noise for oscillators at low power levels is thus expected to be relatively higher. Simulated phase noise for the oscillator is shown in Fig. 25 , both with and without the 1/f noise contributions at the level initially estimated (showing the distinct frequency dependences for white and 1/f noise). Also shown is the value expected for near-term improved 1/f noise from lower N bt of the dielectrics. Higher power levels may be needed, however, for applications demanding very low phase noise.
G. OSCILLATOR/MODULATOR COMBINATION
For rf transmitters operating at very low power levels (such as might be important components for the Internet of Things, and Body-Area Networks), it is of interest to combine an rf oscillator with a modulator, both of which can be implemented with very low power dissipation using HTFETs. An interesting example is provided by a transmitter employing ON-OFF Keying (OOK) at 60 GHz, as might be used for wireless links in small areas less than 3-4 m in extent, such as homes and offices [32] . The high frequency of operation is beneficial in that it allows antennas to be very small, so that they might be incorporated within an IC (or on top of it); the high attenuation at 60 GHz also insures that there will be limited interference from outside blockers. A corresponding circuit combination is shown in Fig. 26 , which is simulated to operate with a power dissipation of 0.25mW for the combined functions. The modulation rate achievable by the circuit can be high, into the Gb/s range. The usefulness of such very low power mm-wave transmitters may be primarily at low data rates, however. For high data rates, there can be substantial delay spreads for non-line-of-sight links, so that equalizers would be required in the receiver (and may overwhelm the power budget). Additionally, to overcome a large path loss without directional antennas at high data rates, substantial radiated power (>1mW) will be needed, and the overall system power budget will be limited by the output power amplifier efficiency rather than the power consumption of the oscillator and modulator.
H. ON-CHIP DATA LINKS
Within large digital processor chips, it is important to transmit data at high rates and with low latency between nodes such as processing cores and memory [33] . Power dissipation associated with data transmission is becoming an increasingly important contributor to the overall cost of computation. Operation of data links with very low voltage swings, such as may be achievable with HTFETs, is an attractive possibility. Communication links can be designed based on a channel consisting of a differential transmission line implemented in the higher levels of the IC metallization stack [34] , [35] . Representative transmission lines have impedances in the range 30 ohms to 180 ohms, and losses of the order of 3-5 dB/mm. TFETs are good choices to implement transmitter and receiver circuits for these links, because they allow operation with low voltage and current swings, with low bias currents and power supply voltages. A representative TX is a common source transistor, while a convenient RX is a common gate device biased so that its input impedance 1/g m matches the line impedance; the input current can then be transferred to a larger output load to obtain voltage gain. This arrangement can provide low noise amplification with very wide band input. For actual implementation it is convenient to use circuits with greater functionality such as bidirectional multidrop links shown in 132 VOLUME 3, NO. 3, MAY 2015
Fig. 27 [36] . The transmission lines are differential which is crucial for noise immunity, and there are multiple nodes. One TX at a time employs the bus, while more than one RX can optionally be used (although at an increased cost in terms of interference noise from reflections). At each node of the link, a circuit that can act as TX or RX is implemented, as shown in Fig. 27 . The simulated circuits show operation at 50Gb/s, and power dissipation less than 1mW (for one TX and 2 RX circuits), corresponding to 4 fJ/bit/mm. The latency for the link over 4mm is 35 pS (which is slightly higher than expected from speed of light in SiO 2 , 6.6ps/mm due to the circuit delays). The simulated eye diagram (including white noise sources) is shown in Fig. 28 ; the expected bit error rate is well below 10 −15 . It remains to be determined if the circuits implemented with HTFETs will be robust enough to maintain low error rates in presence of fabrication tolerances.
V. CONCLUSION
HTFETs are projected to exhibit major advantages for analog, microwave and mm-wave circuits in low power applications. Their high transconductance and microwave gain at low current and low voltage should enable decreasing the power dissipation in a variety of systems. Their strong nonlinearity should also enable rectifiers and detectors with unprecedented sensitivity. This paper has highlighted a variety of potential circuit applications, along with simulated performance. The circuits have followed typical designs used in Si or III-V FET technology, in order to facilitate performance comparisons. It is likely that further improvements in design will enable additional performance increases using HTFETs.
